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The ongoing increases of line speed in the Internet backbone combined with the need for 
increased functionality of network devices presents a major challenge. These demands call for 
the use of reprogrammable hardware to provide the required flexible, high-speed functionality, at 
all network layers. The Field Programmable Port Extender (FPX) provides such an environment 
for development of networking components in reprogrammable hardware. We present a 
framework to streamline and simplify networking applications that process ATM cells, AAL5 
frames, Internet Protocol (IP) packets and UDP datagrams directly in hardware. 
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Complete Abstract: 
The ongoing increases of line speed in the Internet backbone combined with the need for increased 
functionality of network devices presents a major challenge. These demands call for the use of 
reprogrammable hardware to provide the required flexible, high-speed functionality, at all network layers. 
The Field Programmable Port Extender (FPX) provides such an environment for development of 
networking components in reprogrammable hardware. We present a framework to streamline and 
simplify networking applications that process ATM cells, AAL5 frames, Internet Protocol (IP) packets and 
UDP datagrams directly in hardware. 




















